Difference between revisions of "Core Coupled Memory (CCMRAM)"
Jump to navigation
Jump to search
| Line 10: | Line 10: | ||
<div class="res-img"> | <div class="res-img"> | ||
| − | [[File:STM32F405 Memory Architecture.png| | + | [[File:STM32F405 Memory Architecture.png|900px]] |
</div> | </div> | ||
| Line 16: | Line 16: | ||
<div class="res-img"> | <div class="res-img"> | ||
| − | [[File:STM32F405 Bus Matrix.png| | + | [[File:STM32F405 Bus Matrix.png|900px]] |
</div> | </div> | ||
Revision as of 01:36, 13 November 2024
Some STM32 MCUs include a feature called CCMRAM (Core Coupled Memory), which is separate from the regular SRAM region.
According to the datasheet, the memory in STM32F405 is:
In the block diagram it is shown like this:
It is worth noticing a few things. As the name implies this RAM is connected directly to the MCU core but separate from the AHB bus matrix. Looking at the bus matrix:
