FPGA

Open Source FPGA Development Tools

Synthesis

Synthesis refers to the process of translating Verilog source.

Yosys

• Yosys Github Repository