FPGA
From Stm32World Wiki
Revision as of 07:23, 15 November 2021 by
Lth
(
talk
|
contribs
)
(
diff
)
← Older revision
| Latest revision (diff) | Newer revision → (diff)
Jump to navigation
Jump to search
Open Source FPGA Development Tools
Synthesis
Synthesis
refers to the process of translating
Verilog
source.
Yosys
Yosys Github Repository
Category
:
FPGA
Navigation menu
Personal tools
Log in
Namespaces
Page
Discussion
Variants
Views
Read
View source
View history
More
Search
Navigation
Main page
Recent changes
Random page
Tools
What links here
Related changes
Special pages
Printable version
Permanent link
Page information
