Difference between revisions of "FPGA"
Jump to navigation
Jump to search
| Line 7: | Line 7: | ||
[[#Synthesis|Synthesis]] refers to the process of translating [[Verilog]] source. | [[#Synthesis|Synthesis]] refers to the process of translating [[Verilog]] source. | ||
| − | ==== Yosys ==== | + | ==== [[Yosys]] ==== |
* [https://github.com/YosysHQ/yosys Yosys Github Repository] | * [https://github.com/YosysHQ/yosys Yosys Github Repository] | ||
