Difference between revisions of "RISC-V"
Jump to navigation
Jump to search
Line 1: | Line 1: | ||
[[Category:RISC-V]] | [[Category:RISC-V]] | ||
− | [[RISC-V]] is an | + | [[RISC-V]] is an license free core architecture. |
+ | |||
+ | Examples of commercially available [[MCU]]s with [[RISC-V]] core is [[GD32VF103xx]]. |
Revision as of 06:41, 28 October 2021
RISC-V is an license free core architecture.
Examples of commercially available MCUs with RISC-V core is GD32VF103xx.